As part of an improvement project on the linear accelerator at SLAC, it was necessary to replace the original thyratron trigger generator, which consisted of two chassis, two vacuum tubes, and a small thyratron. All solid-state, fast rise, and high voltage thyratron drivers, therefore, have been developed and built for the 244 klystron modulators. The rack mounted, single chassis driver employs a unique way to control and generate pulses through the use of an asymmetric SCR, a PFN, a fast pulse transformer, and a saturable reactor. The resulting output puke is 2 kV peak into 50 i2 load with pulse duration of 1.5 ps I%"M at 180 Hz.'The pulse risetime is less than 40 ns with less than 1 ns jitter. Various techniques are used to protect the SCR from being damaged by high voltage and current transients due to thyratron breakdowns. The end-of-line clipper (EOLC) detection circuit is also integrated into this chassis to interrupt the modulator triggering in the event a high percentage of line reflections occurred.
INTRODUCTION
I I modulator reliability improvement project was established, and one phase was to replace these original drivers with solid-state trigger drivers utilizing modern components and packaging techniques. Besides meeting certain electrical and mechanical requirements, the new trigger generator reliability and manufacturing cost were of major concerns. Fast and extremely stable thyratron drivers had been designed and built for the kicker systems at SLAC L1-21, but they were quite expensive because of high part and assembly costs. This report describes the design and performance of an economical, reliable, fast, and high voltage thyratron driver.
DESIGN
A simplified circuit diagram of the driver is shown in figure 1 . The basic pulse generating circuit consists of four essential components. They include a pulse transformer, a PFN, a thyristor, and a saturable reactor.
The pulse transformer T2 was commercially made by Stangenes Industries. It has a turns-ratio of 6 to I with a primary leakage inductance of only 100 nH.
The original thyratron driver had been designed and used The PFN, which comprises C2, C3, and L1, is a 1-section since the beginning of SLAC modulator operations in the v o h e -f e d network that simulates an open-ended ,,,iddie generate up to 5 k v at 1.5 ps transmission line [3] . Its characteristic impedance, Zn, was pulses. However, it was large and heavy, required designed to match with the load impedance reflected frequent intervention, and used PCB dielectric capacitors through the transformer. Lumped parameters were and unreliable thyratron and vacuum tubes. In 1992, a 
The thyristor QZ is an asymmetric SCR from Mite1 model ACR44. It is rated at 1200 V, 69 A RMS, and was particularly selected for its high di/dt rate of 2000 Nps.
The saturable reactor L2 reduces the output risetime by a factor of three. It has a volt-second product of 225 Vps, which was determined from the capacitor C6 charging voltage. Fair-Rite 43 NiZn material was used because of its relatively high magnetic flux density and low cost. An off-the-shelf ferrite bead PIN 2643540202 was then selected to fit in the available space on the PC board. The core o.d., i.d., and length h is 14.3 mm, 6.35 mm, and 13.8 mm respectively. From common transformer equations, the number of turns (N), the current required at saturation (Is), and the saturated inductance (Ls) were calculated as follows. The following is brief description of the circuit operation.
Low-level voltages simultaneously trigger three retriggerable monostables of 1 second, 120 ps, and 5 ps wide pulses. The first pulse of 1 second, which is gated by U5, switches on solid-state relay K1 for the high voltage power supply. Subsequent pulses of 5 ps and 120 ps are then used to trigger SCR 4 2 and MOSFET Q1. While the MOSFET serves to turn off the SCR by shunting anode current, it is also used as a switching element to regulate the PFN charging voltage by way of error amplifier U2. Figure 2 shows waveforms of Q1 switching regulation and PFN charging voltages. Comparator U1 monitors peak and average currents of the modulator EOLC, and turns off the power supply when these currents exceed a predetermined value. at 120 Hz with a sample size of 5000 shots. A typical result of jitter distribution is shown in figure 6 . The graph displays a peak-to-peak jitter of 320 ps with standard deviation or RMS jitter of 12 ps. Throughput delay, defined as the timing difference (on rising edges at half maximum) between the trigger input and the pulsed output, is 580 ns. A 24-hrs run test at 20°C temperature excursion resulted in a timing drift of less than 3 ns. 
CONCLUSION
For ease of manufacture and low assembling cost, all New thyratron drivers for the 244 SLAC klystron connectors and electrical components were mounted on a modulators have been economically built and operated single 0.093 inches thick PC board. One exception was since 1994. In several years of operation, these drivers the output HN connector that must be mounted directly have contributed to the modulator stability and proven to on the chassis for mechanical strength. The driver was be very reliable. s/mply constructed by fitting together the PC board, front, rear, and side panels of a standard 19 x 5.25 x 8 inches rackmount chassis. Figure 5 shows a photograph of the complete trigger generator PC board.
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